|
|
 |
Cache of SIS :: 2005-2006: Winter :: 0618 Computer Engineering TechnologyJump to Course: [ 200 | 300 | 400 | 500 ]
| Course ID | Course Name |
Prof. | Size | Times |
|
|
0618-502-70 |
Verilog Design I |
Lillie | 0/1 |
|
|
0618-562-01 |
Embedded Sys Design II |
Zion | 0/1 |
| T: 4:00pm-5:30pm | 13 1340 | | R: 4:00pm-5:30pm | 13 1340 |
|
|
0618-562-41 |
Embedded Sys Design II |
Zion | 0/1 |
| R: 10:00am-12:00pm | 70 1360 |
|
|
0618-562-42 |
Embedded Sys Design II |
Zion | 0/1 |
|
|
0618-563-01 |
Embedded Sys Design III |
Eastman | 0/1 |
| T: 10:00am-11:30am | 09 2159 | | R: 10:00am-11:30am | 09 2159 |
|
|
0618-563-41 |
Embedded Sys Design III |
Eastman | 0/1 |
| M: 10:00am-12:00pm | 70 1360 |
|
|
0618-563-42 |
Embedded Sys Design III |
Eastman | 0/1 |
| M: 2:00pm-4:00pm | 70 1360 | | M: 12:00am-12:30am | Interpreter | | T: 12:00am-12:30am | Interpreter | | W: 12:00am-12:30am | Interpreter | | R: 12:00am-12:30am | Interpreter | | F: 12:00am-12:30am | Interpreter | | S: 12:00am-12:30am | Interpreter |
|
|
 |
 |
 |
 |
 |